Architecture for error detection and recovery in MPSoCs: A Hypervisor approach using Dynamic Partial Reconfiguration | Publicación