Low-power logic styles for full-adder circuits | Publicación