Design and FPGA-Implementation of a High Performance Timing Recovery Loop for Broadband Communications | Publicación