FPGA implementation of FIR filters using pipelined bit-serial canonical signed digit multipliers | Publicación