Verification of timed circuits with symbolic delays | Publicación