Optimization and modeling of FPGA implementation of the Katan Cipher | Publicación