Analysis of the extra delay on interconnects caused by resistive opens and shorts | Publicación