Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor | Publicación