Performance evaluation of multiple (32 channels) sub-nanosecond TDC implemented in low-cost FPGA | Publicación