A Methodology for the Design of Fault Tolerant Parallel Digital Channelizers on SRAM-FPGAs | Publicación