A high‐resolution all‐digital pulse‐width modulator architecture with a tunable delay element in CMOS | Publicación