VHDL synthesis description portability: The need for Level synthesis subsets | Publicación