Design of synchronous and asynchronous variable-latency pipelined multipliers | Publicación