Impact of gate tunnelling leakage on CMOS circuits with full open defects | Publicación