Architectures and building blocks for CMOS VLSI analog 'neural' programmable optimizers | Publicación