Analysis and modelling of parasitic substrate coupling in CMOS circuits | Publicación