Interconnection delay and clock cycle selection in high level synthesis | Publicación