Efficient method to obtain the entire active area against circuit delay time trade-off curve in gate sizing | Publicación