Bus designs for time-probabilistic multicore processors | Publicación