Formal verification of safety properties in timed circuits | Publicación