Implementation of a fully pipelined BCD multiplier in FPGA | Publicación