Simulation of advanced-LOCOS capability for sub-0.25 micron CMOS isolation | Publicación