System- and circuit-level optimization of PLL designs for DVB-T/H receivers | Publicación