Physical planning for the architectural exploration of large-scale chip multiprocessors | Publicación