An FPGA-based approach for packet deduplication in 100 gigabit-per-second networks | Publicación