High data-rate readout logic design of a 512 × 1024 pixel array dedicated for CEPC vertex detector | Publicación