Toward Automated Potential Primary Asset Identification in Verilog Designs | Publicación