Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs | Publicación