On the design of hybrid DRAM/SRAM memory schemes for fast packet buffers | Publicación