Test pattern and test configuration generation methodology for the logic of RAM-based FPGA | Publicación