Architecture-Aware Configuration and Scheduling of Matrix Multiplication on Asymmetric Multicore Processors | Publicación