Possibilities and limitations of I<inf>DDQ</inf> testing in submicron CMOS | Publicación