Physical-aware system-level design for tiled hierarchical chip multiprocessors | Publicación