A DBT-based VLSI systolic architecture for hard squared error clustering | Publicación