Boundary-Scan Interconnect Test Vector Generation During VHDL Synthesis | Publicación