Inertial and degradation delay model for CMOS logic gates | Publicación