Versatile implementation of a hardware–software architecture for development and testing of brain–computer interfaces | Publicación