Design and implementation of a 5×5 trits multiplier in a quasi-adiabatic ternary CMOS logic | Publicación