Breaking master-slave model between host and FPGAs | Publicación