Digital processing compensation mechanisms for highly efficient transmitter architectures | Publicación