A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs | Publicación