Architecture of a FPGA-based coprocessor: the PAR-1 | Publicación