Cross-BIC architecture for single and multiple SEU detection enhancement in SRAM memories | Publicación