A Methodology for Automatic Insertion of Selective TMR in Digital Circuits Affected by SEUs | Publicación