A Simple Power Analysis of an FPGA implementation of a polynomial multiplier for the NTRU cryptosystem | Publicación