Modeling methodology for multi-die chip design based on gem5/SystemC co-simulation | Publicación