Design optimization of a Dual-Interlocked-Cell in 65 nm CMOS tolerant to Single Event Upsets | Publicación