A compact gate-level energy and delay model of dynamic CMOS gates | Publicación