Speeding up combinational synthesis in an FPGA cluster | Publicación