Design methodology for low-jitter differential clock recovery circuits in high performance ADCs | Publicación